ASIC IP-core for high-throughput decoding of DVB-S2/S2X, and DVB-RCS/RCS2

This Databrief introduces a high-performance, high-throughput (several Gpbs), and Low-power FEC IP-core¹, that can be configured on-the-fly as:

 $\rm DVB\text{-}S2/S2X$ LDPC decoder

or as

Six independent DVB-RCS/RCS2 Turbo decoders

	Features	 ✓ 	Indications on the number it- erations done, early-convergence,
√	On-the-fly configuration, with each codeword:	✓	and SNR Low power design:
\checkmark	 (a) LDPC/Turbo (b) All DVB-S2/S2X code rate (including Low-SNR) (c) Turbo interleaver parameters and codeword length per RCS/RCS2 decoder (d) Maximal number of iterations. 500MHz clock with RAD-hard cells (TSMC 65LP) 		 (a) Gated-clock registers and FF (b) All memories cs port is negated on clocks not used to access the memory (c) Continuous monitoring of convergence enables early stop of iterations when a codeword is found, or earlier if instructed due to system considerations.
√	Belief-propagation iterative de- coding (floating-point perfor-		(d) idle signal enables powering- off the whole IP-core

- $\checkmark~$ Single clock synchronous design
- $\checkmark~$ All IP-core inputs and outputs are registered
- $\checkmark\,$ Portable to all ASIC and FPGA technologies

mance)

the IP-core

chronous reset

 \checkmark Single-port memories, external to

 \checkmark Options for synchronous or asyn-

✓ Efficient HW utilization (≈ 1)

¹The IP-core can be shipped with additional support of the following standards: (a) DVB-T2 (including DVB-T2-Lite) (b) DMB-T (GB20600-2006) (c) CMMB

Deliverables

- $\checkmark\,$ Simulation bit-exact model (Matlab MEX file, shared library, or PLI/VPI).
- $\checkmark\,$ RTL (for ASIC) or post-fit netlist (for FPGA)
- $\checkmark~{\rm Test}$ bench
- $\checkmark\,$ Integration guidelines document
- $\checkmark\,$ Support during simulations, integration, and backend.

Revision History

Revision	Date	Changes
1.0	Jan. 1, 2016	First publication.

©2016 Continuous-bits Ltd.

The information in this document is provided as is. There are no express or implied patent, copyright, or any other intellectual property rights or licenses granted hereunder to design or fabricate integrated circuits, devices, and systems based on the information in this document. Continuous-bits Ltd. makes no representation that this implementation is free from any claims of infringement. You are responsible for obtaining any rights you may require for your implementation. Continuous-bits Ltd. does not warrant that the contents of this publication, whether individually or as one or more groups, meets anyones requirements, or that the document is error-free. This publication may include technical inaccuracies or typographical errors. Changes may be made to the information herein, and these changes may be incorporated in new editions of this publication.

All trademarks and registered trademarks are the property of their respective companies and organizations.

sales@continuousbits.com www.continuousbits.com Jan. 1, 2016