# ASIC IP-core for high-throughput LDPC encoding and decoding of DVB-T2/S2/S2X, and DMB-T

This Databrief introduces a high-performance, high-throughput, and Low-power LDPC encoding and decoding IP-cores.

Any combination of the following standards can be integrated in one IP-core instance:

- (a) DVB-T2 (including DVB-T2-Lite)
- (b) DVB-S2
- (c) DVB-S2X (all modcodes, including Low-SNR)
- (d) DMB- $T^1$  (GB20600-2006)
- (e) CMMB<sup>1</sup>

Performance and throughput vs. gate-count can be trimmed according to customer needs.

#### **Features**

- ✓ Portable to all ASIC and FPGA technologies
- ✓ On-the-fly configuration, with each codeword, of code rate and maximal number of iterations
- ✓ Belief-propagation iterative decoding (floating-point performance)
- ✓ Single clock synchronous design
- ✓ All IP-core inputs and outputs are registered
- ✓ Single-port memories, external to the IP-core
- $\checkmark$  Options for synchronous or asynchronous reset

- $\checkmark~$  Efficient HW utilization  $(\approx 1)$
- $\checkmark$  Indications on the number iterations done, early-convergence, and SNR
- ✓ Low power design:
  - (a) Gated-clock registers and FF
  - (b) All memories cs port is negated on clocks not used to access the memory
  - (c) Continuous monitoring of convergence enables early stop of iterations when a codeword is found, or earlier if instructed due to system considerations.
  - (d) idle signal enables poweringoff the whole IP-core

<sup>&</sup>lt;sup>1</sup>Decoding only

#### **Deliverables**

- ✓ Simulation bit-exact model (Matlab MEX file, shared library, or PLI/VPI).
- ✓ RTL (for ASIC) or post-fit netlist (for FPGA)
- ✓ Test bench
- ✓ Integration guidelines document
- $\checkmark$  Support during simulations, integration, and backend.


## Customization of the LDPC IP-core

Different users have different needs. Not all aim for the floating-point performance with multi-Gbps throughput. Some just need a small gate-count, midrange throughput, and reasonable performance over AWGN.

The following steps demonstrate the customization process:

- 1. Continuous-bits delivers a simulation model of the decoder, with user control over HW internal parameters.
- 2. The user simulates with his channel models, and obtains the performance dependence on the HW parameters, and chooses the parameters most suitable for him.
- 3. Based, on user's selected parameters, the RTL parameters are determined, and the IP-core is generated.

IP-core customization is not for every user. Use this option if you have special requirements.



'Floating-point performance' implementation of the IP-core in SMIC 65LP. Erased areas on the top-left corner, are not part of the core.

### Revision History

Revision	Date	Changes
0.1	Feb. 1, 2009	First publication
0.2	May. 10, 2012	Added DMB-T and CMMB
1.0	July. 28, 2013	Added IP-core image and
		DVB-S2X Evo. First web
		publication
1.1	Jan. 1, 2016	Change DVB-Sx to DVB-
		S2X. Explicitely state sup-
		port of Low-SNR rates.

## ©2009-2016 $\mathcal{C}$ ontinuous-bits Ltd.

The information in this document is provided as is. There are no express or implied patent, copyright, or any other intellectual property rights or licenses granted hereunder to design or fabricate integrated circuits, devices, and systems based on the information in this document.  $\mathcal{C}$ ontinuous-bits Ltd. makes no representation that this implementation is free from any claims of infringement. You are responsible for obtaining any rights you may require for your implementation.  $\mathcal{C}$ ontinuous-bits Ltd. does not warrant that the contents of this publication, whether individually or as one or more groups, meets anyones requirements, or that the document is error-free. This publication may include technical inaccuracies or typographical errors. Changes may be made to the information herein, and these changes may be incorporated in new editions of this publication.

All trademarks and registered trademarks are the property of their respective companies and organizations.